ADQDSP is a digital signal processing board for signal recording and real-time signal processing. Powered with a Virtex 6 LX240T FPGA and 1GByte data RAM and peer-to-peer streaming, it operates as a calculation enhancement to the ADQ V6 Digitizer family. The ADQDSP also operates as a stand alone calculation board.

Introduction
The ADQDSP is a digital signal processing board, tailored for real-time signal processing. The ADQDSP connects through peer-to-peer streaming to any ADQ V6 digitizer. It is possible to place a chain of ADQDSP units for extreme calculation tasks.

The FPGA is a Virtex 6 LX240T. The FPGA firmware consist of supporting functions, for example PCIe controller and DRAM controller. Parts of the FPGA are available for customized real-time applications through the ADQDSP Development Kit.

The ADQDSP provides host connection through various interfaces and form factors.

ADQDSP Development Kit
SP Devices’ ADQDSP Development Kit is an required tool for integrating custom real-time signal processing in the FPGA. The custom firmware is easily integrated into the digitizer’s standard functions to enhance the capabilities of demanding signal analysis. More details about this product can be found in the datasheet for the ADQDSP Development Kit.

Ordering information

<table>
<thead>
<tr>
<th>ORDERING INFORMATION</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Order code</td>
<td>ADQDSP</td>
</tr>
<tr>
<td>AVAILABLE OPTIONS</td>
<td></td>
</tr>
<tr>
<td>cPCIe / PXie interface</td>
<td>–PXIE</td>
</tr>
<tr>
<td>PCIe interface</td>
<td>–PCIE</td>
</tr>
<tr>
<td>Micro-TCA interface</td>
<td>–MTCA</td>
</tr>
<tr>
<td>RELATED PRODUCTS</td>
<td></td>
</tr>
<tr>
<td>ADQDSP Development Kit</td>
<td></td>
</tr>
</tbody>
</table>

Features
- Virtex 6 FPGA
- Peer-to-peer data streaming mode
- 1 GByte data memory
- Trigger in
- Trigger out
- Clock reference in
- Clock reference out
- GPIO
- Data interfaces cPCIe / PXie / PCIe / MTCA.4
- 3.2 GBytes/s data transfer rate on Gen2 by 8 lanes
- Open FPGA for real-time custom applications

Applications
- Time-of-flight
- Physics experiments
- LIDAR
- Wireless communication
- Optical transmission
- High-speed data recording
- Test and measurement
- Ultrasonic ranging
1 Technical data

Table 1:

<table>
<thead>
<tr>
<th>KEY PARAMETERS</th>
<th>Data memory 8 Gbit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory bandwidth</td>
<td>96 Gbit/s</td>
</tr>
<tr>
<td>Host computer interface</td>
<td>3.2 GByte/s sustained data rate over 8 lanes PCIe Gen2</td>
</tr>
<tr>
<td>Trigger</td>
<td>Software / External</td>
</tr>
<tr>
<td>Number of GPIOs</td>
<td>5</td>
</tr>
<tr>
<td>Clock reference</td>
<td>Internal / External</td>
</tr>
</tbody>
</table>

Table 2:

<table>
<thead>
<tr>
<th>CLOCK REFERENCE INPUT</th>
<th>Internal clock reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency</td>
<td>10 MHz</td>
</tr>
<tr>
<td>Accuracy</td>
<td>± 5 ± 0.5/y ppm</td>
</tr>
<tr>
<td><strong>External clock reference</strong></td>
<td></td>
</tr>
<tr>
<td>Frequency (min – max)</td>
<td>1 – 250 MHz</td>
</tr>
<tr>
<td>Signal level (min – max)</td>
<td>0.8 – 3.3 Vpp</td>
</tr>
<tr>
<td>Impedance AC</td>
<td>50 Ω</td>
</tr>
<tr>
<td>Duty cycle</td>
<td>50% ± 5%</td>
</tr>
<tr>
<td>Connector PCIe / PXi e</td>
<td>MCX</td>
</tr>
<tr>
<td>Connector MTCA.4</td>
<td>MMCX</td>
</tr>
<tr>
<td><strong>PXi e clock reference</strong></td>
<td></td>
</tr>
<tr>
<td>PXi e clock</td>
<td>100 MHz</td>
</tr>
<tr>
<td>PXi e sync</td>
<td>10 MHz</td>
</tr>
</tbody>
</table>

1. Available on PXi e form factor only.
2. Jitter reduced by PXi e clock in digitizer.

Table 3:

<table>
<thead>
<tr>
<th>CLOCK REFERENCE OUTPUT</th>
<th>Same as clock reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency</td>
<td></td>
</tr>
<tr>
<td>Signal level</td>
<td>3.3 Vpp</td>
</tr>
<tr>
<td>Impedance AC</td>
<td>50 Ω</td>
</tr>
<tr>
<td>Duty cycle</td>
<td>50% ± 5%</td>
</tr>
<tr>
<td>Connector PCIe / PXi e</td>
<td>MCX</td>
</tr>
<tr>
<td>Connector MTCA.4</td>
<td>MMCX</td>
</tr>
</tbody>
</table>

Table 4:

<table>
<thead>
<tr>
<th>EXTERNAL TRIGGER INPUT</th>
<th>Input impedance DC 50 Ω</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input range (min – max)</td>
<td>–0.4 to 2.4 V</td>
</tr>
<tr>
<td>Threshold rising/falling edge</td>
<td>500 mV</td>
</tr>
<tr>
<td>Sensitivity</td>
<td>200 mV</td>
</tr>
<tr>
<td>Jitter</td>
<td>25 ps</td>
</tr>
<tr>
<td>Resolution</td>
<td>1/FS s</td>
</tr>
<tr>
<td>Connector PCIe / PXi e</td>
<td>MCX</td>
</tr>
<tr>
<td>Connector MTCA.4</td>
<td>MMCX</td>
</tr>
</tbody>
</table>

Table 5:

<table>
<thead>
<tr>
<th>TRIGGER OUTPUTS</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Output impedance</td>
<td>30 Ω</td>
</tr>
<tr>
<td>Output (low – high)</td>
<td>0.1 – 3.2 V</td>
</tr>
<tr>
<td>Connector PCIe / PXi e</td>
<td>MCX</td>
</tr>
<tr>
<td>Connector MTCA.4</td>
<td>MMCX</td>
</tr>
</tbody>
</table>

Table 6:

<table>
<thead>
<tr>
<th>GPIO</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of GPIO</td>
<td>5</td>
</tr>
<tr>
<td>Output impedance pin #5</td>
<td>33 Ω</td>
</tr>
<tr>
<td>Output impedance pin #1–4</td>
<td>100 Ω</td>
</tr>
<tr>
<td>Output (low – high)</td>
<td>0.1 – 3.2 V</td>
</tr>
<tr>
<td>Input impedance</td>
<td>10 kΩ</td>
</tr>
<tr>
<td>Input (low – high)</td>
<td>1 – 2.3 V</td>
</tr>
<tr>
<td>Connector</td>
<td>Micro-D plug 9 way</td>
</tr>
</tbody>
</table>

1. Unloaded condition.

Table 7:

<table>
<thead>
<tr>
<th>POWER SUPPLY</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>12 V</td>
</tr>
<tr>
<td>Power</td>
<td>30 W</td>
</tr>
<tr>
<td>Connector PCIe</td>
<td>6-pin ATX power</td>
</tr>
<tr>
<td>Connector cPCIe/PXi e</td>
<td>from slot</td>
</tr>
<tr>
<td>Connector MTCA</td>
<td>from slot</td>
</tr>
</tbody>
</table>

1. This is an estimated value from typical use case. The power consumption is set by the custom firmware.

Table 8:

<table>
<thead>
<tr>
<th>CERTIFICATION AND COMPLIANCE</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>CE</td>
<td></td>
</tr>
</tbody>
</table>

Table 9:

<table>
<thead>
<tr>
<th>LED INDICATORS</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Power</td>
<td>Green</td>
</tr>
<tr>
<td>Ready</td>
<td>Yellow</td>
</tr>
<tr>
<td>Status</td>
<td>Red</td>
</tr>
</tbody>
</table>

1. All values are typical unless otherwise noted.
2 Architecture

2.1 Block diagram

A block diagram of the ADQDSP is shown in Figure 1. The main blocks are described below. The ADQDSP contains a framework for signal processing. All signal processing has to be designed using the ADQDSP Development Kit.

3 Functional overview

3.1 Data streaming

Data is streamed to the ADQDSP via the PCIe interface. After processing, data is streamed out via the PCIe interface.

To support data recording, there is on-board DRAM of 1 GBytes.

3.2 Signal processing

Custom real-time signal processing can be implemented using the ADQDSP Development Kit.

3.3 Trigger

There is support for several trigger modes;
• External trigger for synchronization
• Software trigger for user’s control

There is also a trigger output for triggering external equipment.

3.4 Clock

There are several modes for clocking the ADQDSP;
• Internal 125 MHz clocks for PCIe interface
• Internal 200 MHz clock for DRAM interface
• Internal 75 MHz general purpose clock
• External clock reference for synchronization

There is also a clock reference output for clocking external equipment.

3.5 GPIO

There are 5 GPIO pins for real-time communication with external equipment. The GPIOs are controlled from software, but can also be accessed from the ADQDSP Development Kit for integration in a real-time control system.

The connector is Micro DSUB 9 way plug. A suitable socket with lead is for example MOLEX 83421-9044.

4 Absolute maximum ratings

Exposure to conditions exceeding these ratings may reduce lifetime or permanently damage the device.

The ADQDSP has a built-in fan to cool the device. The built-in temperature surveillance unit will protect the ADQDSP from overheating by temporarily shutting down parts of the device in such a situation.
5 Software tools

5.1 Operating systems

The software package includes drivers for the main operating systems.

Table 11:

<table>
<thead>
<tr>
<th>OPERATING SYSTEM</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Windows 7</td>
<td>32 bit and 64 bit</td>
</tr>
<tr>
<td>Windows 8</td>
<td>32 bit and 64 bit</td>
</tr>
<tr>
<td>Windows 10</td>
<td>When available</td>
</tr>
<tr>
<td>Linux</td>
<td>Kernel 2 and 3, 32 and 64 bits</td>
</tr>
</tbody>
</table>

1. Contact SP Devices sales representative for information about distributions.

5.2 Software development kit (SDK)

The ADQDSP digitizer is easily integrated into the application by using the software development kit. The SDK is included with the ADQDSP.

The SDK is the tool for integration the software part of the design that execute on the host PC. The SDK is also used for setting up data streaming to and from the ADQDSP.

The firmware in the ADQDSP FPGA is designed using ADQDSP Development Kit, which is purchased separately.

6 Data interface options

The ADQDSP is available in several form factors to suit various integration situations. The form factor sets the communication interface to the host PC as well as the mechanical properties of the ADQDSP.

The cPCIe, PXIe and M-TCA.4 from factors are intended for integration into a rack for modular instrumentation or large scale acquisition.

The PCIe form factor is for integration into the host PC. The board is half length to enable compact solutions.

Also the PCI-Express based models are equipped with a USB2.0 interface. It is intended for restoring the system if a custom firmware upload has failed.

6.1 PCI Express interface

The PCI Express interface is intended for integration in a PC.

Table 12:

<table>
<thead>
<tr>
<th>PCIe INTERFACE</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Data rate</td>
<td>Gen2</td>
</tr>
<tr>
<td>Bus width electrical</td>
<td>8 lanes</td>
</tr>
<tr>
<td>Sustained data rate, 8 lanes</td>
<td>3.2 GByte/s</td>
</tr>
<tr>
<td>Bus width mechanical</td>
<td>16 lanes</td>
</tr>
<tr>
<td>Board height</td>
<td>2 slots</td>
</tr>
<tr>
<td>Board length (half length)</td>
<td>167 mm</td>
</tr>
</tbody>
</table>

1. This is depending on the capacity of the complete system including the selected PC.
2. The wide contact is required to support the weight of the board.

Order code: –PCIE

6.2 cPCIe / PXIe interface

The ADQDSP is available with cPCIe / PXIe interface.

Table 13:

<table>
<thead>
<tr>
<th>cPCIe / PXIe INTERFACE</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus width</td>
<td>8 lanes</td>
</tr>
<tr>
<td>Bus peak capacity</td>
<td>16 Gbit/s</td>
</tr>
<tr>
<td>Sustained data rate</td>
<td>3.2 GByte/s</td>
</tr>
<tr>
<td>PXIe card size</td>
<td>3U 2 slot 6TE</td>
</tr>
</tbody>
</table>

1. This is depending on the capacity of the complete system including the selected PC.

Order code: –PXIE
6.3 Micro-TCA interface

The ADQDSP is available with digital back-end and interfaces for Micro-TCA chassis, Figure 3.

Some of the pins in the backplane connector are used for the standard digitizer functions. Some are available for custom design using the ADQDSP Development Kit for custom implementations only.

**Table 15:**

<table>
<thead>
<tr>
<th>MICRO-TCA INTERFACE</th>
<th>Signal</th>
<th>Port</th>
</tr>
</thead>
<tbody>
<tr>
<td>1GbE</td>
<td>0</td>
<td>ADQDSP Dev Kit</td>
</tr>
<tr>
<td>PCIe 4-7</td>
<td>4-7</td>
<td>Standard</td>
</tr>
<tr>
<td>Point-to-point</td>
<td>12-15</td>
<td>ADQDSP Dev Kit</td>
</tr>
<tr>
<td>Trigger, Data, Clocks</td>
<td>17-20</td>
<td>ADQDSP Dev Kit</td>
</tr>
<tr>
<td>TCLKA</td>
<td>Ck 1</td>
<td>Standard</td>
</tr>
<tr>
<td>TCLKB</td>
<td>Ck 2</td>
<td>Standard</td>
</tr>
<tr>
<td>FCLKA</td>
<td>Ck 3</td>
<td>Standard</td>
</tr>
</tbody>
</table>

**Table 16:**

<table>
<thead>
<tr>
<th>FRONT PANEL ADDITIONAL INTERFACE</th>
<th>Signal</th>
<th>Connector¹</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 GbE SFP</td>
<td></td>
<td></td>
<td>ADQDSP Dev Kit</td>
</tr>
<tr>
<td>10 GbE SFP+</td>
<td></td>
<td></td>
<td>ADQDSP Dev Kit</td>
</tr>
</tbody>
</table>

¹ SFP+ and SFP modules are not included.

Figure 3: Block diagram of ADQ1600-MTCA.

**Table 14:**

<table>
<thead>
<tr>
<th>MICRO-TCA BOARD SIZE</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Board width</td>
<td>Double width</td>
</tr>
<tr>
<td>Board height</td>
<td>Mid-size</td>
</tr>
</tbody>
</table>

Figure 4: Typical Micro-TCA card

Order code: –MTCA
Important Information

Teledyne Signal Processing Devices Sweden AB (Teledyne SP Devices) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Teledyne SP Devices’ general terms and conditions supplied at the time of order acknowledgment.

Teledyne SP Devices warrants that each product will be free of defects in materials and workmanship, and conform to specifications set forth in published data sheets, for a period of one (1) year. The warranty commences on the date the product is shipped by Teledyne SP Devices. Teledyne SP Devices’ sole liability and responsibility under this warranty is to repair or replace any product which is returned to it by Buyer and which Teledyne SP Devices determines does not conform to the warranty. Product returned to Teledyne SP Devices for warranty service will be shipped to Teledyne SP Devices at Buyer’s expense and will be returned to Buyer at Teledyne SP Devices’ expense. Teledyne SP Devices will have no obligation under this warranty for any products which (i) has been improperly installed; (ii) has been used other than as recommended in Teledyne SP Devices’ installation or operation instructions or specifications; or (iii) has been repaired, altered or modified by entities other than Teledyne SP Devices. The warranty of replacement products shall terminate with the warranty of the product. Buyer shall not return any products for any reason without the prior written authorization of Teledyne SP Devices.

In no event shall Teledyne SP Devices be liable for any damages arising out of or related to this document or the information contained in it.

TELEDYNE SP DEVICES’ EXPRESS WARRANTY TO BUYER CONSTITUTES TELEDYNE SP DEVICES’ SOLE LIABILITY AND THE BUYER’S SOLE REMEDY WITH RESPECT TO THE PRODUCTS AND IS IN LIEU OF ALL OTHER WARRANTIES, LIABILITIES AND REMEDIES. EXCEPT AS THUS PROVIDED, TELEDYNE SP DEVICES DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT.

TELEDYNE SP DEVICES DOES NOT INDEMNIFY, NOR HOLD THE BUYER HARMLESS, AGAINST ANY LIABILITIES, LOSSES, DAMAGES AND EXPENSES (INCLUDING ATTORNEY’S FEES) RELATING TO ANY CLAIMS WHATSOEVER. IN NO EVENT SHALL TELEDYNE SP DEVICES BE LIABLE FOR SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, INCLUDING LOST PROFIT, LOST DATA AND THE LIKE, DUE TO ANY CAUSE WHATSOEVER. NO SUIT OR ACTION SHALL BE BROUGHT AGAINST TELEDYNE SP DEVICES MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS ACCRUED. IN NO EVENT SHALL THE ACCRUED TOTAL LIABILITY OF TELEDYNE SP DEVICES FROM ANY LAWSUIT, CLAIM, WARRANTY OR INDEMNITY EXCEED THE AGGREGATE SUM PAID TO SP BY BUYER UNDER THE ORDER THAT GIVES RISE TO SUCH LAWSUIT, CLAIM, WARRANTY OR INDEMNITY.

Worldwide Sales and Technical Support

www.spdevices.com

Teledyne SP Devices Corporate Headquarters

Teknikringen 6
SE-583 30 Linköping
Sweden
Phone: +46 (0)13 465 0600
Fax: +46 (0)13 991 3044
Email: info@spdevices.com

Copyright © 2017 Teledyne Signal Processing Devices Sweden AB. All rights reserved, including those to reproduce this publication or parts thereof in any form without permission in writing from Teledyne SP Devices.