


ADQ35-PDRX Datasheet



The ADQ35-PDRX is a high-speed digitizer with extended dynamic range for pulse data applications. The ADQ35-PDRX features:

- One analog input channel
- 12 bits resolution
- 3 bits dynamic range extension through built-in dual-gain channel combination
- 5 GSPS sampling rate
- 14 Gbyte/s sustained data transfer rate to GPU
- 14 Gbyte/s sustained data transfer rate to CPU
- Two external triggers
- General Purpose Input/Output (GPIO)
- Open FPGA for real-time signal processing
- Firmware option for averaging of records
- Firmware option for pulse analysis

1 ORDERING INFORMATION

ADQ35-PDRX is available with a set of options. Follow the procedure to configure the ADQ35. Start with the hardware configurations. These are factory installed and cannot be changed through software commands.

1. Dual-gain channel-combination analog front-end **-PDRX** is included on ADQ35-PDRX. For standard DC-coupled analog front-end, see 22-2918 ADQ35 datasheet.
2. PCIe interface is standard.

Select the firmware options. The firmware FWDAQ is always included. Additional firmware files are distributed as files and can be loaded into the board at any time.

3. Data acquisition firmware **-FWDAQ** is always included
4. Select one or several of available firmware packages, **-FWATD**, **-FWPD**.
5. On-board channel combination for dual-gain pulse detection is included on ADQ35-PDRX for all firmware options.
6. Select accessories, open FPGA development kit **DEVDAQ**.
7. Select extended warranty **-WSY**.

The open FPGA is accessed through the design project for each firmware. For **-FWDAQ**, the development kit is **DEVDAQ**. The **DEVDAQ** is a one-time purchase. The FPGA bit files built from the design project can be used on any ADQ35 with a valid FWDAQ license (included on all units).

2 ADQ35-PDRX INTRODUCTION

2.1 Features

- One input channel
- 5 GSPS sampling rate
- 12 bits resolution
- 3 bits dynamic range extension through built-in dual gain channel combination
- DC-coupled with 2 GHz bandwidth
- Programmable DC offset
- Internal and external clock reference
- Internal and external sampling clock
- Clock reference output
- Internal and external triggers
- 8 Gbytes data memory
- 14 Gbyte/s sustained data streaming to CPU and GPU
- Data interface PCIe Gen3 x16
- Averaging firmware FWATD
- Pulse analysis firmware FWPD

2.2 Applications

- Time-of-flight mass spectrometry
- LIDAR
- Pulse data systems

2.3 Advantages

- ADQ35-PDRX integrates the analog dual-gain amplifier for a compact high-performance system solution
- Real-time processing for pulse data capture and high data throughput
- Teledyne SP Devices' design services are available for fast integration to reduce time-to-market

2.4 System design optimization; open FPGA and streaming to CPU and GPU

High-performance data acquisition systems require high speed real-time analysis. ADQ35-PDRX uses a built-in dual-gain channel combination to increase the dynamic range in pulse capture. Weak pulses are captured through a channel with high gain and strong pulses are captured through a channel with low gain. The channel combination results in a dynamic range extension equivalent to 3 extra bits of vertical resolution.

The PDRX channel combination is carried out by the digitizer firmware and is available for [FWATD](#), [FWPD](#) and [FWDAQ](#).




Figure 1 Principle of channel combination

The ADQ35-PDRX hardware can also be used for custom channel combination. The combination firmware is then bypassed, and the board operate with 2 channels output.

In addition to the specific pulse detection, ADQ35-PDRX supports a variety of options for efficient system design:

Streaming to GPU

ADQ35-PDRX supports up to 14 Gbyte/s peer-to-peer streaming and streaming via pinned buffer to GPU. A GPU offers a powerful platform for implementing application-specific signal processing algorithms. Note that streaming of all data is possible, which enables dead-time free recording.

Streaming to CPU

ADQ35-PDRX supports up to 14 Gbyte/s to host computer. Implementing the application-specific algorithms in the CPU results in an efficient system.

Open FPGA for real-time processing

ADQ35-PDRX offers an open FPGA for implementation of the application-specific computations in the FPGA. This gives the most compact system design. Firmware development kit is ordered separately.

3 TECHNICAL DATA

Technical parameters are valid for ADQ35-PDRX operating with firmware FWDAQ. All parameters are typical unless otherwise noted.

Table 1 Analog input (front panel label A)

Parameter	Condition	Min	Typical	Max	Unit
Basic parameters					
Number of channels			1		
Sampling rate			5		Gsample/s
Bandwidth	-3dB		2000		MHz
Input range			1		V _{pp}
Input impedance			50		Ω
Coupling			DC		
Connector type			SMA		
Programmable DC-offset					
DC-offset range		-0.5		+0.5	V
Dynamic performance					
Idle channel noise ¹			68		dBFS
ENOB noise based ²			11.0		bits

Table 2 Comparison of ADQ35-PDRX to ADQ35

Parameter	Condition	ADQ35	ADQ35-PDRX	Unit
RMS noise	Terminated input	394	140	μV
Max input range		0.5	1	V _{pp}
DC-offset		-0.25 to 0.25	-0.5 to 0.5	V
Dynamic range ³		53	68	dB
ENOB ⁴		8.5	11.0	bits
Bandwidth	-3dBFS	2.5	2	GHz

¹ Measured integrated noise with a terminated input. Noise level is computed relative a full-scale sine wave.

² Computed from idle channel noise. See figure for ENOB at sweep of input power.

³ Power of full-scale sine wave relative noise with terminated input.

⁴ Computed from “Dynamic Range” in

Table 2 using the formula $(\text{Dynamic Range} - 1.76) / 6.02$.

Table 3 Clock generator and front panel CLK connector.

Parameter	Condition	Min	Typical	Max	Unit
Internal clock reference					
Frequency			10		MHz
Accuracy			±3 ±1/year		ppm
Internal sampling clock generator ^{5 6}					
Frequency range 1		4990	5000	5010	MHz
Frequency range 2		3990	4000	4010	MHz
External clock reference input (from front panel CLK connector)⁷					
Frequency		1	10	500	MHz
Frequency ⁸	Jitter cleaner enabled	10 -10 ppm	10	500 +10 ppm	MHz
Frequency	Delay line used		10	100	MHz
Delay line tuning range ⁹			500		ps
Signal level		0.5		3.3	Vpp
Input impedance	AC		50		Ω
Input impedance	DC		10k		Ω
Input impedance (high) ¹⁰	AC		200		Ω
Clock reference output (on front panel CLK connector)¹¹					
Frequency			10		MHz
Signal level	Into 50-Ω load		1.2		Vpp
Output impedance	AC		50		Ω
Output impedance	DC		10k		Ω
Physical connector label CLK					
Connector type		SMA			

⁵ The internal clock generator can generate frequencies in 2 different ranges.

⁶ The software setting is limited to the typical value. The tolerance min-max is the limits with external clock reference that deviate from its nominal value.

⁷ Using a clock reference from an external source to synchronize the ADQ35-PDRX to the external source.

⁸ The jitter cleaner requires the reference frequency to be a multiple of 10 MHz within ± 10ppm.

⁹ Tuning of sampling clock phase relative to external clock reference input phase.

¹⁰ Software-selectable high-impedance mode.

¹¹ The internal clock reference of the ADQ35-PDRX is made available to synchronize external equipment.

Table 4 Front panel TRIG connector

Parameter	Condition	Min	Typical	Max	Unit
Connector type		SMA			
Used as input (or GPIO)					
Impedance	DC		50		Ω
Impedance (high)¹²	DC		500		Ω
Signal level	50-Ω mode	-0.5		3.3	V
Adjustable threshold	50-Ω mode	0		2.8	V
Signal level	High impedance	-0.5		5.5	V
Adjustable threshold	High impedance	0		2.3	V
Pulse repetition frequency	As trigger			10	MHz
Time resolution¹³	As trigger		50		ps
Update rate¹³	As GPIO			156.25	MHz
Used as output (or GPIO)					
Impedance	DC		50		Ω
Output level high VOH	Into 50-Ω load	1.8			V
Output level low VOL	Into 50-Ω load			0.1	V
Pulse repetition frequency				156.25	MHz

Table 5 Front panel SYNC connector (may be used as a trigger source with larger timing grid)

Parameter	Condition	Min	Typical	Max	Unit
Connector type			SMA		
Used as input (or GPIO)					
Impedance	DC		50		Ω
Impedance (high)¹²	DC		500		Ω
Signal range	50-Ω mode	-0.5		3.3	V
Adjustable threshold	50-Ω mode	0		2.8	V
Signal level	High impedance	-0.5		5.5	V
Adjustable threshold	High impedance	0		2.3	V
Pulse repetition frequency	As trigger			10	MHz
Time resolution¹³	As trigger		3.2		ns
Update rate¹³	As GPIO			156.25	MHz
Used as output (or GPIO)					
Impedance	DC		50		Ω
Output level high VOH	Into 50-Ω load	1.8			V
Output level low VOL	Into 50-Ω load			0.1	V
Pulse repetition frequency				156.25	MHz

¹² Software-selectable high-impedance mode.

¹³ Timing properties are valid for 5 GSPS. Timing properties scale linearly with sampling frequency.

Table 6 Front panel GPIO connector

Parameter	Condition	Min	Typical	Max	Unit
Connector type			SMA		
Used as input					
Impedance			50		Ω
Impedance (high)¹²			10		kΩ
Input level high VIH		2			V
Input level low VIL				0.8	V
Update rate¹³				156.25	MHz
Used as output					
Output Impedance			50		Ω
Output level high VOH	Into 50-Ω load	1.5			V
Output level high VOH	No load	3.2			V
Output level low VOL	Into 50-Ω load			0.1	V
Output level low VOL	No load			0.1	V
Update rate¹³				156.25	MHz

Table 7 Environment and mechanical parameters

Parameter	Condition	Min	Typical	Max	Unit
Power and temperature					
Power consumption¹⁴	FWDAQ		48		W
Power supply		10.8	12	13.2	V
Operating temperature	FWDAQ ¹⁵	0		55	°C
Operating temperature	FW options ¹⁶	0		45	°C
Size					
Width			1		slot
Length			225.7		mm
Height			111.2		mm
Compliances					
RoHS3			Yes		
CE			Yes		
FCC	Exclusion according to CFR 47, part 15, paragraph 15.103(c).				

¹⁴ Power consumption depends on firmware option and use case. Power consumption is measured during acquisition and streaming of data at 14 Gbyte/s to PC.

¹⁵ Operating the ADQ35-PDRX with FWDAQ and streaming data up to 14 Gbyte/s.

¹⁶ Using firmware options from Teledyne SP Devices. Custom firmware designs may result in higher power consumption and thereby lower temperature range.

Table 8 Custom GPIO expansion. See section 10.

Parameter	Value
Connector type	40-pin FFC/FPC connector, pitch 0.5 mm
Number of differential IO signals LVDS	8
Number of single-ended IO signals 3.3V	5

Table 9 Data acquisition

Parameter	Condition	Min	Typical	Max	Unit
Rearm time ¹⁷				20	ns
Acquisition memory (Data FIFO)	Shared by all channels		8		Gbyte
Record length	2-channel mode in steps of 1	2		2 ³² -1	samples
	Combined channels	2		2 ³² -1	samples
Pretrigger ¹⁸	2 channels mode in steps of 16	0		16 336	samples
	Combined in steps of 16	8		16 336	samples
Trigger delay ¹⁹	2 channels mode in steps of 16	8		2 ³⁶ -16	samples
	Combined in steps of 16	8		2 ³⁶ -16	samples

Table 10 Data transfer

Parameter	Value	Unit
Supported versions of data transfer standard PCIe	Gen1 / Gen2 / Gen3	
Supported number of lanes ^{20 21}	1 / 4 / 8 / 16	
Data rate to CPU / GPU sustained	14	Gbyte/s
Data rate peer-to-peer to GPU sustained	14	Gbyte/s
Data format ²²	32 / 16 / 8	bits
Data format for streaming to GPU	10 / 12	bits

Table 11 Software support

Parameter	Value
Operating system ²³	Windows / Linux
GUI	Digitizer Studio
Example code	C, Python
API	C / C++

¹⁷ Minimum time from the last sample of a record to the next trigger.

¹⁸ Pre-trigger is set by assigning the parameter "horizontal offset" a negative value

¹⁹ Trigger delay is set by assigning the parameter "horizontal offset" a positive value

²⁰ The ADQ35-PDRX must be installed in a 16 lanes slot or a slot with a connector with an open end.

²¹ Bifurcation required for 16 lanes

²² Default 16 bits MSB-aligned.

²³ See 15-1494 Operating system support for a detailed listing of supported distributions.

4 FEATURES FOR DATA FLOW CONTROL, SYNCHRONIZATION AND PROCESSING

The ADQ35-PDRX features an advanced machine for flow control, synchronization, and signal processing. The block diagrams are shown in Figure 2 and Figure 3. The features are described in the following tables.




Figure 2 Flow control and synchronization block diagram.

Table 12 Digital signal processing blocks

Object type	Available selections
Digital Signal Processing Included signal processing in the data path for enhanced signal quality.	Digital Baseline Stabilizer (DBS) Digital gain Digital offset Digital FIR filter

Table 13 Flow control blocks


Object type	Available selections
Input ports Electrical connections to the ADQ35 for real-time operation (excluding the PCIe data interface) Used as event source.	Front panel TRIG Front panel SYNC Front panel GPIO Front panel CLK (clock reference or clock input only) Analog channel A
Event sources Signals for real-time control of activities in the firmware of ADQ35.	Software command External TRIG External SYNC External GPIO Internal periodic event generator Level analog channel
Functions Included operations for real-time control of activities in the firmware of ADQ35.	Pattern generator for timestamp synchronization Pattern generator general purpose, 2 instances Pulse generator, 4 instances
Output ports Electrical connections to the ADQ35 for real-time operation (excluding the PCIe data interface).	Front panel TRIG Front panel SYNC Front panel GPIO Front panel CLK (clock reference output only)

Table 14 Firmware functions for flow control

Function	Modes/selections	Event sources as stimuli
Pattern generator for timestamp synchronization Control the time of the ADQ35-PDRX.		Software command External TRIG External SYNC Internal periodic event generator
Pulse generator Control output pulse shapes. Three instances.	Rising edge Falling edge Pulse length Polarity	Software command External TRIG External SYNC Internal periodic event generator
Pattern generator general purpose For example, used for trigger blocking.	Once Window Gate Trigger counter	Software command External TRIG External SYNC Internal periodic event generator

Table 15 Firmware functions for acquisition

Function	Modes	Event Sources as stimuli / control
Trigger Initiate the acquisition of a data record.		Software command External TRIG External SYNC Internal periodic event generator Level analog channel A
Data acquisition modes Configurations for sending digital data to the host PC.	Fixed record length Dynamic record length (zero suppression)	Selected Trigger
Data transfer modes Transport to CPU / GPU	Streaming with header Streaming without header	User set-up


Figure 3 Clock generation block diagram.
Table 16 Clock generation

Function	Modes
Clock reference source Phase and frequency reference for the clock system.	Internal External External with jitter cleaner and/or delay line
Sampling clock sources Actual clock for taking the samples of the analog data.	Internal clock generator Direct external clock
Clock output	Selected clock reference

5 FIRMWARE

5.1 FWDAQ

The FWDAQ is included with all digitizers. The firmware includes control of the hardware and recording of data.

The channel combination is included in FWDAQ for ADQ35-PDRX hardware.

5.2 FWATD

The FWATD is optional. It includes thresholding for noise suppression and accumulations of waveforms. See datasheet 22-2912 for more details.

The channel combination is included in FWATD for ADQ35-PDRX hardware.

5.3 FWPD

The FWPD is optional. It includes detection and analysis of pulses. See datasheet 23-3028 for more details.

The channel combination is included in FWPD for ADQ35-PDRX hardware.

5.4 Managing firmware

The digitizer supports multiple firmware images. Note the following about managing firmware images:

- The non-volatile memory on the digitizer can store up to four different firmware images (including the active firmware). Use the tool ADQAssist to change firmware and to upload new images to the digitizer.
- Each hardware can include a license for multiple firmware options. If all firmware images cannot be stored on the device, some may need be stored on the host computer for manual reprogramming via ADQAssist.
- The digitizer (and the enclosing host computer) must be power cycled for the firmware switch to be completed. This is required to let the PCIe bus enumerate with the new firmware.
- Some firmware features require a valid license key to activate. See the ordering information section for details about available firmware features.

6 ABSOLUTE MAXIMUM RATINGS

Table 17 Absolute maximum ratings

Parameter	Condition	Min	Max	Unit
Power supply to GND		-0.4	14	V
Operating temperature ²⁴		0	55	°C
Analog in to GND Peak		-7	+7	V
Analog in to GND DC		-3	+3	V
TRIG to GND	50-Ω mode	-2	5	V
SYNC to GND	50-Ω mode	-2	5	V
TRIG to GND	500-Ω mode	-2	6	V
SYNC to GND	500-Ω mode	-2	6	V
CLK REF to GND AC amplitude			5	V _{pp}
CLK REF to GND DC-level		-5	5	V
GPIO to GND		-1.5	5	V
FFC / FPC differential signal to GND	Powered ²⁵	-0.5	2.3	V
	Not powered ²⁵	-0.5	0.5	V
FFC / FPC single-ended signal to GND ²⁵	Powered ²⁵	-0.3	3.8	V
	Not powered ²⁵	-0.3	0.5	V

Exposure to conditions exceeding these ratings may reduce lifetime or permanently damage the digitizer. The digitizer with PCIe format has a built-in fan to cool the device. The built-in temperature monitoring unit will protect the digitizer from overheating by temporarily shutting down parts of the device in an overheat situation.

The SMA connectors have an expected lifetime of 500 operations. For frequent connecting and disconnecting of cables, connector savers are recommended.

²⁴ The absolute maximum temperature is the range where it is allowed to start the board. The ADQ35-PDRX has a built-in overheat protection to prevent damage from overheat. The ADQ35-PDRX may therefore shut down at lower temperature than the absolute maximum. The overheat conditions is depending on the load of the FPGA. For Teledyne SP Devices provided firmware options, see recommended operating conditions in Table 7. For custom firmware the temperature range has to be evaluated from case to case.

²⁵ The absolute maximum ratings depend on whether the ADQ35-PDRX is powered or not. It is recommended to use the respective power rail in the FFC connector to power or enable the external drivers to avoid driving overvoltage into an unpowered digitizer. Use the 1.8 V rail for the differential signals and 3.3 V for the single-ended signals.

7 TYPICAL PERFORMANCE

7.1 Time domain pulse data

Pulse examples of different amplitude are plotted showing a ratio of 1333 : 1.




Figure 4 Time domain plot of pulses at 80% of full-scale for ADQ35-PDRX.




Figure 5 Time domain plot pulse at 0.6 mV illustrating a ratio of 1333 : 1.

7.2 Time domain pulse accuracy

Pulse amplitude accuracy for the combined signal is measured in amplitude sweep.

This is a measurement of the static gain. The amplitude measurement of a wide pulse is related to the input signal amplitude. The deviation from the expected value in percent relative signal level and relative full scale is shown.




Figure 6 Deviation from ideal pulse height relative to full-scale pulse.




Figure 7 Deviation from ideal pulse height relative pulse level.

8 BLOCK DIAGRAM




Figure 8 Block diagram ADQ35-PDRX-FWDAQ-PCIe bypass channel combination




Figure 9 Block diagram ADQ35-PDRX-FWDAQ-PCIe

Figure 8 shows a block diagram of ADQ35-PDRX using FWDAQ when the channel combination is bypassed. The two signals with different gain are passed to the user for channel combination.

Figure 9 shows a block diagram of ADQ35-PDRX using FWDAQ including channel combination. There is only one output channel.

The boxes “User Logic” are open for custom real-signal processing thought the firmware development kit (purchased separately).

9 HOST PC INTERFACE PCIE

The ADQ35-PDRX-PCIE is powered from the power supply of the PC via a PCI Express 8-pin (2x4) auxiliary power supply connector. The connection in the cable should be as in Figure 10. It is also possible to operate the board from a PCI Express 6-pin (2x3) auxiliary power supply connector. Consider the power ratings for the respective connectors from the PC manufacturer.

It is important that the auxiliary power supply is turned on immediately when the PC starts. Otherwise, the digitizer will not be recognized on the PCI Express bus.




Figure 10 Power supply connection options. PCB connector.

10 GPIO EXPANSION

The FFC connector allows direct access to the FPGA for building custom expansion boards. The FFC connector requires custom firmware and is accessible through the FPGA development kit. The ADQ35-PDRX user guide document number 21-2539 contains a description of connector.

Note that this connector is connected directly to the FPGA. Damage caused by custom hardware failure is not covered by warranty.

Contact Teledyne SP Devices' sales representative for more information.




Figure 11 Typical photo showing GPIO expansion connection on the top side.

11 MECHANICAL DRAWING




Figure 12 Mechanical drawing

12 REFERENCES

Refer to TSPD's web site spdevices.com for the latest version of documents.

15-1494 Supported operating systems

18-2059 ADQUpdater user guide

22-2918 ADQ35 datasheet

20-2507 ADQ3 series development kit user guide

20-2521 ADQAssist user guide

21-2539 ADQ3 series user guide

22-2912 ADQ3 FWATD datasheet

23-3028 ADQ3 FWPD datasheet

Important Information

Teledyne Signal Processing Devices Sweden AB (Teledyne SP Devices) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Teledyne SP Devices' general terms and conditions supplied at the time of order acknowledgment. Teledyne SP Devices warrants that each product will be free of defects in materials and workmanship, and conform to specifications set forth in published data sheets, for a period of three (3) years. The warranty commences on the date the product is shipped by Teledyne SP Devices. Teledyne SP Devices' sole liability and responsibility under this warranty is to repair or replace any product which is returned to it by Buyer and which Teledyne SP Devices determines does not conform to the warranty. Product returned to Teledyne SP Devices for warranty service will be shipped to Teledyne SP Devices at Buyer's expense and will be returned to Buyer at Teledyne SP Devices' expense. Teledyne SP Devices will have no obligation under this warranty for any products which (i) has been improperly installed; (ii) has been used other than as recommended in Teledyne SP Devices' installation or operation instructions or specifications; or (iii) has been repaired, altered or modified by entities other than Teledyne SP Devices. The warranty of replacement products shall terminate with the warranty of the product. Buyer shall not return any products for any reason without the prior written authorization of Teledyne SP Devices.

In no event shall Teledyne SP Devices be liable for any damages arising out of or related to this document or the information contained in it.

TELEDYNE SP DEVICES' EXPRESS WARRANTY TO BUYER CONSTITUTES TELEDYNE SP DEVICES' SOLE LIABILITY AND THE BUYER'S SOLE REMEDY WITH RESPECT TO THE PRODUCTS AND IS IN LIEU OF ALL OTHER WARRANTIES, LIABILITIES AND REMEDIES. EXCEPT AS THUS PROVIDED, TELEDYNE SP DEVICES DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT.

TELEDYNE SP DEVICES DOES NOT INDEMNIFY, NOR HOLD THE BUYER HARMLESS, AGAINST ANY LIABILITIES, LOSSES, DAMAGES AND EXPENSES (INCLUDING ATTORNEY'S FEES) RELATING TO ANY CLAIMS WHATSOEVER. IN NO EVENT SHALL TELEDYNE SP DEVICES BE LIABLE FOR SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, INCLUDING LOST PROFIT, LOST DATA AND THE LIKE, DUE TO ANY CAUSE WHATSOEVER. NO SUIT OR ACTION SHALL BE BROUGHT AGAINST TELEDYNE SP DEVICES MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS ACCRUED. IN NO EVENT SHALL THE ACCRUED TOTAL LIABILITY OF TELEDYNE SP DEVICES FROM ANY LAWSUIT, CLAIM, WARRANTY OR INDEMNITY EXCEED THE AGGREGATE SUM PAID TO SP BY BUYER UNDER THE ORDER THAT GIVES RISE TO SUCH LAWSUIT, CLAIM, WARRANTY OR INDEMNITY.

Worldwide Sales and Technical Support

www.spdevices.com

Teledyne SP Devices Corporate Headquarters

Teknikringen 8D
SE-583 30 Linköping
Sweden
Phone: +46 (0)13 465 0600
Fax: +46 (0)13 991 3044
Email: info@spdevices.com

Copyright © 2024 Teledyne Signal Processing Devices Sweden AB. All rights reserved, including those to reproduce this publication or parts thereof in any form without permission in writing from Teledyne SP Devices.